## COMPLETE LISTING OF THE CLAIMS

The following lists all of the claims that are or were in the above-identified patent application.

Claims 1-11 (Canceled)

12. (Currently Amended) A Flash memory comprising:

a plurality of array planes that constitute all storage corresponding to a logical address space of the Flash memory, each array plane including a plurality of blocks of memory cells, wherein the blocks store parameters, code, and data, and all of the blocks in the array planes have a uniform size selected for parameter storage, wherein the blocks include:

memory elements <u>blocks</u> having respective physical addresses that correspond to logical addresses of the Flash memory; <u>and</u>

spare memory elements <u>blocks</u> having respective physical <u>addresses</u> addresses that do not correspond to the logical addresses of the Flash memory;

a content addressable memory array coupled to receive a logical address signal from an external device for comparison with defect addresses stored in the content addressable memory array;

a memory array having word lines coupled to respective match lines of the content addressable memory array, wherein in response to activation of one of the match lines, the memory array outputs a substitute address signal representing a substitute address stored in a row corresponding to the activated match line; and

multiplexing circuitry connected to select between the logical address signal and the substitute address signal as a physical address signal, the multiplexing circuitry providing the physical address signal for selection of a memory cell being accessed.

- 13. (Currently Amended) The memory of claim 12, wherein each of the blocks comprises memory element and each spare memory element is a block of memory cells that are connected to permit simultaneous erasure of all of the memory cells in the block.
  - 14. (Currently Amended) The memory of claim 13, further comprising: a write data path; and

THE PATENT LAW OFFICES
OF DAVID MILLERS
6560 ASHFIELD COURT
SAN JOSE, CA 95120
PH: (408) 927-6700
FX: (408) 927-6701

a read data path, wherein

the blocks are organized into a plurality of array planes, the array planes being are connected to the write path and the read data path so as to permit any one of the array planes to conduct a read operation while any other of the array planes conducts a write operation.

- 15. (Currently Amended) The memory of claim 14, wherein each array plane contains erase eireuit circuitry that permits the array plane to erase a block in the array plane, while other array planes conduct read and write operations.
- 16. (Currently Amended) The memory of claim 14, wherein each array plane comprises at least one of the spare memory elements blocks.
- 17. (Original) The memory of claim 16, wherein each array plane comprises a spare global bit line that connects to all blocks in the array plane.
- 18. (Currently Amended) An operating method for a Flash memory, comprising: storing parameters, code, and data in separate blocks of memory cells, wherein each of the blocks has a uniform size selected for parameter storage;

storing defect addresses in a content addressable memory array in the Flash memory; storing substitute addresses in a memory array in the Flash memory;

applying a first logical address from an external device to the content addressable memory array for a comparison operation;

outputting from the memory array a substitute address corresponding to a match line activated as a result of the comparison operation; and

accessing a memory element one of the blocks corresponding to the substitute address instead of a memory element another block corresponding to the first logical address.

- 19. (Original) The method of claim 18, further comprising applying a second logical address from the external device directly to a decoder in the Flash memory while applying the first logical address to the content addressable memory, wherein a combination of the first and second logical addresses identifies a memory cell.
  - 20. (Original) The method of claim 19, wherein the first logical address is a block Serial No. 10/611,465 -4-

THE PATENT LAW OFFICES OF DAVID MILLERS 6560 ASHFIELD COURT SAN JOSE, CA 95120 PH: (408) 927-6700 FX: (408) 927-6701

address and the second logical address identifies a memory cell within a block.

21. (Original) The method of claim 20, wherein the second logical address is a row address.

22. (Original) The method of claim 18, wherein accessing the memory element comprises accessing a first array plane in the Flash memory while a second array plane in the Flash memory conducts a second operation.

23. (Original) The method of claim 22, wherein accessing the first array plane comprises reading a memory cell in the first array plane, and the second operation comprises writing to a memory cell in the second array plane.

24. (Original) The method of claim 22, wherein accessing the first array plane comprises reading a memory cell in the first array plane, and the second operation comprises erasing a block in the second array plane.

Claims 25-26 (Canceled)

THE PATENT LAW OFFICES OF DAVID MILLERS

6560 ASHFIELD COURT SAN JOSE, CA 95120

PH: (408) 927-6700 FX: (408) 927-6701